INTERNATIONAL STANDARD

1SO/IEC 14575 IEEE Std 1355

First edition 2000-07

Information Technology –
Microprocessor Systems – Heterogeneous
InterConnect (HIC) (Low-Cost, Low-Latency
Scalable Serial Interconnect for
Parallel System Construction)



Abstract: Enabling the construction of high-performance, scalable, modular, parallel systems with low system integration cost is discussed. Complementary use of physical connectors and cables, electrical properties, and logical protocols for point-to-point serial scalable interconnect, operating at speeds of 10 200 Mb/s and at 1 Gb/s in copper and optic technologies, is described.

Keywords: flow control, encoding schemes, OMI/HIC, packet routing, parallelism, point-to-point serial scalable interconnect, protocols, routing fabric, serial links, serialization, silicon integration, switch chip, transaction layer, wormhole routing.

The Institute of Electrical and Electronics Engineers, Inc. 345 East 47th Street, New York, NY 10017-2394, USA

Copyright © 1998 by the Institute of Electrical and Electronics Engineers, Inc. All rights reserved. First published in 1998.

ISBN 2-8318-5321-4

No part of this publication may be reproduced in any form, in an electronic retrieval system or otherwise, without the prior written permission of the publisher.

CONTENTS

			Page			
FO	REWO	ORD	8			
INT	INTRODUCTION9					
Clau	ıse					
1	Scop	e and object	15			
2	Norm	native references	15			
3	Defin	nitions	17			
	3.1	General	17			
	3.2	Glossary				
4	Physi	ical media and logical layers	23			
	4.1	Physical media	23			
	4.2	Logical layers				
	4.3	Interaction of layers				
	4.4	Implementations defined in this International Standard				
5	DS-S	SE and DS-DE				
	5.1	General	31			
	5.2	DS-SE: physical medium				
	5.3	DS-SE signal level				
	5.4	DS-DE: physical medium				
	5.5	DS-DE signal level				
	5.6	DS-SE and DS-DE character level				
	5.7	DS-SE and DS-DE exchange level				
6	TS-F	O-02 fiber optic link				
	6.1	Physical medium				
	6.2	Signal level				
	6.3	TS-FO character level				
	6.4	TS-FO exchange level				
7		SE-10				
•	7.1	HS-SE physical medium				
	7.1	HS-SE signal level				
	7.2	HS character level (8B/12B code)				
	7.4	HS exchange level				
8		O-10 fiber optic link				
O		·				
	8.1 8.2	Physical medium				
	8.3	Signal level				
0		Character level and exchange level				
9		mon packet level				
	9.1	General discussion				
	9.2	Packet format				
	9.3	Networks and routing				
4.0	9.4	Error detection, recovery, and reporting				
10	Conf	ormance criteria				
	10.1					
	10.2	Definition of subsets	101			

Annex A (normative) DS-DE connector specification	103
Annex B (normative) HS-SE connector specification	110
Annex C (normative) TS-FO and HS-FO connector specifications	116
Annex D (informative) Rationale	128
Annex E (informative) Switch chips, switches, and fabrics	132
Annex F (informative) Use of the transaction layer – Asynchronous transfer mode (ATM) example	134
Annex G (informative) Error handling	145
Annex H (informative) Flow control calculations	146
Annex I (informative) Synchronized channel communications	149
Annex J (informative) Example DS-SE driver circuit	152
Annex K (informative) DS-DE optional power supply recommendation	154
Annex L (informative) DS-DE fixed connector PCB recommendation	155
Annex M (informative) DS-DE cable (10 core) recommendation	156
Annex N (informative) DS-DE multiway connector housing recommendation	157
Annex O (informative) HS-SE fixed connector PCB recommendation	158
Annex P (informative) HS-SE cable recommendation	159
Annex Q (informative) HS-SE connector multiway housing recommendation	160
Annex R (informative) TS/HS-FO connector PCB and front panel cut-out recommendation.	161
Annex S (informative) TS/HS-FO fiber cable recommendation	162
Figure 1 – Protocol stack between nodes	23
Figure 2 – Exchange layer	26
Figure 3 – Protocol stack diagram showing interaction of layers	28
Figure 4 – Defined implementation of physical and logical layers	30
Figure 5 – DS-SE link signal propagation	33
Figure 6 – DS-SE timing reference model	35
Figure 7 – DS-SE link timings	36
Figure 8 – DS-SE link signal encoding	37
Figure 9 – DS-DE cable assembly twist example	40
Figure 10 – DE-DE extension adapter	40
Figure 11 – DS-DE fixed connector external view	41
Figure 12 – Multiple power connectors	43
Figure 13 – DS-SE/DS character encoding	46
Figure 14 – DS-SE/DS-DE parity coverage	47
Figure 15 – DS link states	49
Figure 16 – DS link start-up and reset	50
Figure 17 – TS-FO cable fibers/plugs wiring	52
Figure 18 – TS-FO extension adapter	52
Figure 19 – TS-FO fixed adaptor, external view and ferrule allocation	
Figure 20 – TS-FO reference list	54
Figure 21 – TS-FO link states	58
Figure 22 – TS link start-up and reset	59

Figure 23 – TS-FO packet encoding	61
Figure 24 – Single braid and double braid link cables	64
Figure 25 – HS-SE cable pins/connectors wiring	65
Figure 26 – HS-SE extension adapter	65
Figure 27 – HS-SE fixed connector external view	65
Figure 28 – Input and output buffer electrical model	67
Figure 29 – Exchange level interconnection between two nodes	87
Figure 30 – Transmitter state machine controller-start-up	88
Figure 31 – Transmitter state machine controller-functional	89
Figure 32 – Transmitter state machine controller-shutdown	89
Figure 33 – Receiver state machine controller	90
Figure 34 – Exchange for start-up, functional and shutdown	91
Figure 35 – Exchange for bidirectional start-up	92
Figure 36 – HS-FO cable fibers/plugs wiring	95
Figure 37 – HS-FO extension adapter	96
Figure 38 – HS-FO fixed adapter, external view and ferrule allocation	96
Figure 39 – HS-FO reference link	98
Figure A.1 – DS-DE fixed connector front view	105
Figure A.2 – DS-DE fixed connector side view	106
Figure A.3 – DS-DE fixed connector top view	106
Figure A.4 – DS-DE connector latch	107
Figure A.5 – DS-DE free connector front view	108
Figure A.6 – DS-DE free connector side view	109
Figure A.7 – DS-DE free connector contact	109
Figure B.1 – HS-SE free connector front view	112
Figure B.2 – HS-SE free connector side view	112
Figure B.3 – HS-SE fixed connector front view	113
Figure B.4 – HS-SE fixed connector side view	113
Figure B.5 – HS-SE connector link	114
Figure B.6 – HS-SE contact interface dimensions	115
Figure C.1 – TS-FO/HS-FO link free connector	126
Figure C.2 – TS-FO/HS-FO link fixed connector	127
Figure F.1 – ATM network	134
Figure F.2 – ATM layers	136
Figure F.3 – Virtual channels and virtual paths	137
Figure F.4 – Example of virtual path and virtual channel switching	138
Figure F.5 – ATM cell header	
Figure F.6 – Mapping reference model	140
Figure H.1 – Theoretical maximum transmission length calculation	147
Figure H.2 – Distance versus buffer size for DS and TS links	147

Figure H.3 – Distance versus buffer size for HS-SE links	148
Figure J.1 – DS-SE pad equivalent circuit	153
Figure J.2 – Simulation input waveforms	153
Figure K.1 – Optional power supply circuit	154
Figure L.1 – DS-DE fixed connector PCB layout	155
Figure M.1 – Recommended DS-DE link cable cross-section	156
Figure N.1 – DS-DE connector multiway housing	157
Figure N.2 - DS-DE (multiway) front panel cut-out	157
Figure P.1 – Recommended HS-SE link shielded cable cross-section	159
Figure O.1 – Recommended HS-SE fixed connector PCB layout	158
Figure Q.1 – HS-SE multiway housing	160
Figure Q.2 – HS-SE (multiway) front panel cut out	160
Figure R.1 – TS/HS-FO fixed connector PCB footprint	161
Figure R.2 – TS/HS-FO fixed connector front panel cut-out	161
Figure S.1 – Example of TS/HS-FO fiber cable structure	162
Table 1 – Identification format for technologies	30
Table 2 – Defined implementations	31
Table 3 – Driver to line impedance matching table	
Table 4 – DS-SE input capacitance	34
Table 5 – DS-SE timing and swings	35
Table 6 – DS-SE output skew parameters	37
Table 7 – Identification of multiple link interfaces	38
Table 8 – DS-DE cable color code	38
Table 9 – Electrical and mechanical characteristics and safety certification of DS-DE cable.	39
Table 10 – DS-DE link cable conductors/connectors wiring	40
Table 11 – Pin allocation of DS-DE connector	41
Table 12 – DS-DE connector modularity specifications	41
Table 13 – DS-DE environmental constraints	42
Table 14 – Optional power supply	42
Table 15 – Optional power supply load	42
Table 16 – Optional power supply protective device	43
Table 17 – DS-DE signal levels	44
Table 18 – DS-DE correspondence	45
Table 19 – Attribution of attenuation budget	45
Table 20 – Attribution of skew budget	45
Table 21 – Terminator character codings	47
Table 22 – Link control character codings	47
Table 23 – Summary of main optical characteristics of TS-FO fibers	51
Table 24 – TS-FO connector modularity specifications	52
Table 25 – TS-FO signal allocation	53
Table 26 – TS-FO environmental constraints	53
Table 27 – TS-FO recommended transceiver characteristics	54

Table 28 – TS-FO link performance specification	55
Table 29 – Symbols allocated for character coding of data values	56
Table 30 – Symbols for control characters	56
Table 31 – Coding of control characters	57
Table 32 – Coding of INIT	57
Table 33 – HS-SE-10 links general characteristics	62
Table 34 – PCB track characteristics	62
Table 35 – Physical characteristics of a single coaxial cable	63
Table 36 – Electrical characteristics of a single coaxial cable	63
Table 37 – Mechanical performance and safety certification of link cables	64
Table 38 – Pin allocation of HS-SE connector	66
Table 39 – HS-SE environmental constraints	66
Table 40 – HS-SE environmental constraints	66
Table 41 – Operating rates for HS-SE-10 links	66
Table 42 – Attribution of attenuation budget	68
Table 43 – Driver side line logic levels for $V_{\rm DD}$ = 3.3 V (nominal)	68
Table 44 – Driver side line logic levels for $V_{\rm DD}$ = 5.0 V (nominal)	68
Table 45 – Driver side line swing when ac coupled into 50 Ω termination	68
Table 46 – Receiver electrical characteristics	69
Table 47 – Data characters	72
Table 48 – Control characters	83
Table 49 – Reserved L_chars for exchange level functions	87
Table 50 – Time-out values	92
Table 51 – Summary of main optical characteristics of HS-FO fibers	95
Table 52 – THS-FO connector modularity specifications	95
Table 53 – HS-FO signal allocation	96
Table 54 – HS-FO environmental constraints	96
Table 55 – HS-FO recommended transceiver characteristics for multimode fiber	97
Table 56 – HS-FO recommended transceiver characteristics for single mode fiber	97
Table 57 – HS-FO link performance specification	98
Table 58 – End_of_packet markers	100
Table 59 – Codes for EOP markers	100
Table 60 – Conformance identifications for connectors	101
Table 61 – Conformance identifications for link cables	101
Table 62 – Conformance identifications for link cable assemblies	102
Table 63 – Common identifications for link interfaces	102
Table A.1 – DS-DE connector requirements	103
Table B.1 – HS-SE connector requirements	110

Table C.1 – TS-FO and HS-FO (multimode) connector requirements	116
Table C.2 – Performance and environmental specification for TS-FO and HS-FO (multimode) connector	119
Table C.3 – HS-FO (single-mode) connector requirements	121
Table C.4 – Performance and environmental specification for HS-FO (single-mode) connector	124
Table C.5 – Color coding of TS/HS-FO connectors	127
Table J.1 – Parameter spread for DS-SE link driver	152
Table L.1 – PCB details for DS-DE connector attachment	155
Table M.1 – Recommended DS-DE link cable specification	156
Table P.1 – Recommended HS-SE cable specifications	159

INFORMATION TECHNOLOGY – MICROPROCESSOR SYSTEMS – HETEROGENEOUS INTERCONNECT (HIC) (LOW-COST, LOW-LATENCY SCALABLE SERIAL INTERCONNECT FOR PARALLEL SYSTEM CONSTRUCTION)

FOREWORD

- 1) ISO (the International Organization for Standardization) and IEC (the International Electrotechnical Commission) form the specialized system for worldwide standardization. National bodies that are members of ISO or IEC participate in the development of International Standards through technical committees established by the respective organization to deal with particular fields of technical activity. ISO and IEC technical committees collaborate in fields of mutual interest. Other international organizations, governmental and non-governmental, in liaison with ISO and IEC, also take part in the work.
- 2) In the field of information technology, ISO and IEC have established a joint technical committee, ISO/IEC JTC1. Draft International Standards adopted by the joint technical committee are circulated to national bodies for voting. Publication as an International Standard requires approval by at least 75 % of the national bodies casting a vote.
- 3) Attention is drawn to the possibility that some of the elements of this International Standard may be the subject of patent rights. ISO and IEC shall not be held responsible for identifying any or all such patent rights.

International Standard ISO/IEC 14575 was prepared by subcommittee 26: Microprocessor systems, of ISO/IEC joint technical committee 1: Information technology.

International Standards are drafted in accordance with ISO/IEC Directives, Part 3.

Annexes A, B and C form an integral part of this standard.

Annexes D, E, F, G, H, I, J, K, L, M, N, O, P, Q, R and S are for information only.





International Electrotechnical Commission • 3, rue de Varembé, PO Box 131, CH-1211-Geneva 20, Switzerland • Telephone: +41 22 919 0211 •

Telefax: +41 22 919 0300 • e-mail: inmail@iec.ch •

URL: http://www.iec.ch

INTRODUCTION

(This introduction is not a normative part of ISO/IEC 14575:2000, but is included for information only.)

The construction of high-performance systems with parallel communications, parallel processing, and/or parallel I/O demands a fast, low-cost, low-latency interconnect. It must be fast and low-latency, otherwise it will be the limiting factor in system performance; and it must be low-cost, or it will dominate the system cost. It must also scale well in both performance and cost relative to the system size, otherwise highly parallel systems will be limited in performance or too expensive. Existing standards do not meet these criteria, because they are designed for communication over long distances (which incurs high costs), or because they aim at the extreme of currently achievable performance (which again increases costs), or because they are based on a restricted model such as a bus, which limits overall performance and scalability. A detailed rationale for this standard is given in annex D.

This standard has been developed to complement recent technical developments of highly integrated, low-power interconnect technology implemented in high-volume commodity VLSI processes, and to exploit the simplifications in encodings and protocols resulting from the use of relatively reliable media over relatively short distances. Aspects of the baseline for this standard have their origins in work on parallel systems, which has taken place in a number of ESPRIT projects. In particular, the routing strategy was established in the PUMA project, and the DS-Links were developed partially in the GP MIMD project. Work at interconnect for high-performance mainframe computers at Bull led to the development of the gigabit link technology implemented in Bi-CMOS and CMOS processes. More recently, these developments, together with corresponding optical technology, have been brought together in the OMI/HIC Project (Open Microprocessor Systems Initiative – High Performance Heterogeneous Interconnect – ESPRIT 7252).

Attention is called to the possibility that implementation of this standard may require use of subject matter covered by patent rights. By publication of this standard, no position is taken with respect to the existence or validity of any patent rights in connection therewith. The IEEE shall not be responsible for identifying all patents for which a license may be required by an IEEE standard or for conducting inquiries into the legal validity or scope of those patents that are brought to its attention.

The patent holder has, however, filed a statement of assurance that it will grant a license under these rights without compensation or under reasonable rates and nondiscriminatory, reasonable terms and conditions to all applicants desiring to obtain such a license. The IEEE makes no representation as to the reasonableness of rates and/or terms and conditions of the license agreement offered by the patent holder. Contact information may be obtained from the IEEE Standards Department.

This standard has been developed with the efforts of many volunteers. The following is a list of those who attended Working Group meetings while the draft and final standard documents were compiled:

Colin Whitby-Strevens, Chair Roland Marbot, Co-Chair Andrew Coffer, Editor

Harry Andreas **Howard Gurney** Michel Monchant Claes-Goran Gustavsson Noriaki Arikawa Jonathan Morris Dan Ater Stefan Haas Ken Naumann Ton Balhaar Brian Henderson Joe Norris Edmund H. Baulsir Geoffrey Hilton Mats Olstedt Harrison Beasley Roger Hinsdale Joar Martin Ostby Ralf Bokamper Geir Horn Sylvain Paineau Thierry Brizard Shinichi Iwano **Elwood Parsons** David Robak Joe Brown Ed Jacques Richard Carlson Bjorn Johnsbraten **Eivind Rongved** Stephen J. Cecil Anatol Kaganovich Pino Rosario Thomas Kessler Jouko Saarinen Jean Jacques Chaput Yasuo Sasaki Michael Christ Jangkyung Kim Chip Coffin Terry Kingham Michael Scott Bill Kirk Tor Skeie Stefan De Troch Jean-Merri De Vanssay Matthew Kirwan Nobuaki Sugiura Ernst Kristiansen Peter Thompson Gerry Desmody Ian Dobson Alain Lagarde Joe Trainor Jean Jacques Dumont Falk Langhammer Toine van Laarhoven Mike Foster Craig Lund Rob Volgers David Franklin Calogero Mantellina Richard Wagner Paul Walker Bob Gannon Brian Martin Stein Gjessing Kristian Martinson Alan Welzel Oystein Gran Larsen Paolo Melloni David L. Wright

Contributions have also been received from:

Yogindra Abhyankar Bruno Houssay James Wolffe
Dave Cormie Reza Nezamzadeh Bin Wu

The following persons were on the balloting committee:

Ghassan Abbas
Malcom Airst
Harry Andreas
Keith Anthony
James Barnette
Edmund Baulsir
Harrison Beasley
Christos Bezirtzoglou
Harold Blatter
Timothy Boggess

Ralf Bokamper
John Brightwell
Charles Brill
Chris Brown
Joe Brown
Trevor Carden
Richard Carlson
Yoon Chang
Andy Cheese
C. Chen
Michael Christ
Andrew Cofler
Patrick Courtney
Robert Crowder
Robert Dahlgren

Jean-Jacques Dumont

Sourav Dutta Wayne Fischer Gordon Force Bob Gannon Stein Gjessing Chuck Grant Peter Gutgarts

Martin Davis

Ian Dobson

Dante Del Corso

Stefan Haas Bruno Houssay Phillip Hughes Shinichi Iwano David James Daniel Jochym Sherry Johnson Sun-Moo Kang

Sun-Moo Kang Yoshihisa Kawamura Stephen Kempainen Jangkyunk Kim Jan Kindervater Hans Peter Kraus Ernst Kristiansen Thomas Kulesza Falk Langhammer Conrad Laurvick Michael Lazar Udo Lechner Rollins Linser Gary Manchester Roland Marbot Joseph Marshall Brian Martin Wolfgang Meier Michel Maillet

Michael Miskin Yoshiki Mitani Klaus-Dieter Mueller Michael Munroe J. Nicoud Joe Norris Daniel O'Connor Katsuyuki Okada

Fred Orlando Granville Ott Elwood Parsons Mohan Patnaik Lalit

Mira Pauker Patrick Plancke Mike Polehn Brian Ramelson

Douglas Rawson-Harris

David Robak
Fred Rosenberger
Yasuo Sasaki
Frederick Sauer
Rudolf Schubert
Shreyas Shah
Tahir Sheikh
Tor Skeie
Paul Slootweg
Nobuaki Sugiura
Michael Teener
Michael Thompson
Peter Thompson
Peter Thompson
Dirk Van de Lagemaat
Richard Wagner

Richard Wagner
Paul Walker
Thomas Wegmann
Alan Wetzel

Colin Whitby-Strevens

Jeffrey Wills
James Wolffe
Anthony Wood
J. Robert Wood
Bill Woodruff
David Wright
Bin Wu
Oren Yuen

Janusz Zalewski

When the IEEE Standards Board approved this standard on September 21, 1995, it had the following membership:

E. G. "Al" Kiener, Chair

Donald C. Loughry, Vice Chair

Andrew G. Salem, Secretary

Gilles A. Baril Jim Isaak Clyde R. Camp Ben C. Johnson Joseph A. Cannatelli Sonny Kasturi Stephen L. Diamond Lorraine C. Kevra Harold E. Epstein Ivor N. Knight Donald C. Fleckenstein Joseph L. Koepfinger* Jay Forster* D. N. "Jim" Logothetis Donald N. Heirman L. Bruce McClung

Marco W. Migliaro
Mary Lou Padgett
John W. Pope
Arthur K. Reilly
Gary S. Robinson
Ingo Rüsch
Chee Kiow Tan
Leonard L. Tripp
Howard L. Wolfman

Richard J. Holleman

Also included are the following nonvoting IEEE Standards Board liaisons:

Satish K. Aggarwal Richard B. Engelman Robert E. Hebner Chester C. Taylor

Lisa S. Young

IEEE Standards Project Editor

IEEE Std 1355-1995 was approved by the American National Standards Institute on 8 April 1996.

^{*} Member Emeritus

IEEE Standards documents are developed within the Technical Committees of the IEEE Societies and the Standards Coordinating Committees of the IEEE Standards Board. Members of the committees serve voluntarily and without compensation. They are not necessarily members of the Institute. The standards developed within IEEE represent a consensus of the broad expertise on the subject within the Institute as well as those activities outside of IEEE that have expressed an interest in participating in the development of the standard.

Use of an IEEE Standard is wholly voluntary. The existence of an IEEE Standard does not imply that there are no other ways to produce, test, measure, purchase, market, or provide other goods and services related to the scope of the IEEE Standard. Furthermore, the viewpoint expressed at the time a standard is approved and issued is subject to change brought about through developments in the state of the art and comments received from users of the standard. Every IEEE Standard is subjected to review at least every five years for revision or reaffirmation. When a document is more than five years old and has not been reaffirmed, it is reasonable to conclude that its contents, although still of some value, do not wholly reflect the present state of the art. Users are cautioned to check to determine that they have the latest edition of any IEEE Standard.

Comments for revision of IEEE Standards are welcome from any interested party, regardless of membership affiliation with IEEE. Suggestions for changes in documents should be in the form of a proposed change of text, together with appropriate supporting comments.

Interpretations: Occasionally questions may arise regarding the meaning of portions of standards as they relate to specific applications. When the need for interpretations is brought to the attention of IEEE, the Institute will initiate action to prepare appropriate responses. Since IEEE Standards represent a consensus of all concerned interests, it is important to ensure that any interpretation has also received the concurrence of a balance of interests. For this reason IEEE and the members of its technical committees are not able to provide an instant response to interpretation requests except in those cases where the matter has previously received formal consideration.

Comments on standards and requests for interpretations should be addressed to:

Secretary, IEEE Standards Board 445 Hoes Lane P.O. Box 1331 Piscataway, NJ 08855-1331 USA

Note: Attention is called to the possibility that implementation of this standard may require use of subject matter covered by patent rights. By publication of this standard, no position is taken with respect to the existence or validity of any patent rights in connection therewith. The IEEE shall not be responsible for identifying all patents for which a license may be required by an IEEE standard or for conducting inquiries into the legal validity or scope of those patents that are brought to its attention.

Authorization to photocopy portions of any individual standard for internal or personal use is granted by the Institute of Electrical and Electronics Engineers, Inc., provided that the appropriate fee is paid to Copyright Clearance Center. To arrange for payment of licensing fee, please contact Copyright Clearance Center, Customer Service, 222 Rosewood Drive, Danvers, MA 01923 USA; (508) 750-8400. Permission to photocopy portions of any individual standard for educational classroom use can also be obtained through the Copyright Clearance Center.

INFORMATION TECHNOLOGY – MICROPROCESSOR SYSTEMS – HETEROGENEOUS INTERCONNECT (HIC) (LOW-COST, LOW-LATENCY SCALABLE SERIAL INTERCONNECT FOR PARALLEL SYSTEM CONSTRUCTION)

1 Scope and object

This International Standard applies to physical connectors and cables, electrical properties, and logical protocols for point-to-point serial scalable interconnect, operating at speeds of 10 Mbit/s to 200 Mbit/s and at 1 Gbit/s in copper and optic technologies (as developed in Open Microprocessor Systems Initiative/Heterogeneous InterConnect Project (OMI/HIC)).

The object of this International Standard is to enable high-performance, scalable, modular, parallel systems to be constructed with low system integration cost; to support communications systems fabric; to provide a transparent implementation of a range of high-level protocols (communications, e.g. ATM, message passing, shared memory transactions, etc.), and to support links between heterogeneous systems.

2 Normative references

The following normative documents contain provisions which, through reference in this text, constitute provisions of this International Standard. For dated references, subsequent amendments to, or revisions of, any of these publications do not apply. However, parties to agreements based on this International Standard are encouraged to investigate the possibility of applying the most recent editions of the normative documents indicated below. For undated references, the latest edition of the normative document referred to applies. Members of ISO and IEC maintain registers of currently valid International Standards.

CISPR 22, Information technology equipment – Radio disturbance characteristics – Limits of methods of measurement

IEC 60352-5:1995, Solderless connections – Part 5: Solderless press-in connections – General requirements, test methods and practical guidance

IEC 60512-2:1985, Electromechanical components for electronic equipment; basic testing procedures and measuring methods – Part 2: General examination, electrical continuity and contact resistance tests, insulation tests and voltage stress tests

IEC 60512-3:1976, Electromechanical components for electronic equipment; basic testing procedures and measuring methods – Part 3: Current-carrying capacity tests

IEC 60512-4:1976, Electromechanical components for electronic equipment; basic testing procedures and measuring methods – Part 4: Dynamic stress tests

IEC 60512-5:1992, Electromechanical components for electronic equipment; basic testing procedures and measuring methods – Part 5: Impact tests (free components), static load tests (fixed components), endurance tests and overload tests

IEC 60512-6:1984, Electromechanical components for electronic equipment; basic testing procedures and measuring methods – Part 6: Climatic tests and soldering tests

IEC 60512-7:1993, Electromechanical components for electronic equipment; basic testing procedures and measuring methods – Part 7: Mechanical operating tests and sealing tests

IEC 60512-8:1993, Electromechanical components for electronic equipment; basic testing procedures and measuring methods – Part 8: Connector tests (mechanical) and mechanical tests on contacts and terminations

IEC 60512-9:1992, Electromechanical components for electronic equipment; basic testing procedures and measuring methods – Part 9: Miscellaneous tests

IEC 60793-1, Optical fibres - Part 1: Generic specification

IEC 60793-2:1998, Optical fibres - Part 2: Product specifications

IEC 60825-1:1993, Safety of laser products – Part 1: Equipment classification, requirements and user's guide

IEC 60825-2:2000, Safety of laser products – Part 2: Safety of optical fiber communication systems

IEC 60874-1:1999, Connectors for optical fibres and cables – Part 1: Generic specification

IEC 60917 (all parts), Modular order for the development of mechanical structures for electronic equipment practices

IEC 61000-4-4:1995, Electromagnetic compatibility (EMC) – Part 4: Testing and measurement techniques – Section 4: Electrical fast transient/burst immunity test. Basic EMC publication

IEC 61076-4-101:1995, Connectors with assessed quality for use in d.c., low-frequency analogue and in digital high-speed applications — Part 4: Printed board connectors — Section 101: Detail specification for two-part connector modules having a grid of 2.0 mm for printed boards and backplanes

IEC 61076-4-107, — Connectors – Part 4-107: Detail specification for a twopart connector with assessed quality, for a basic grid of 2.0 mm, with free connectors for non-accessible insulation displacement ¹⁾

IEC 61300 (all parts), Fibre optic interconnecting devices and passive components – Basic test and measurement procedures

IEC 61156-1:1994, Multicore and symmetrical pair/quad cables for digital communications – Part 1: Generic specification

IEC 61196-1:1995, Radio-frequency cables – Part 1: Generic specification – General, definitions, requirements and test methods

IEC 61196-2:1995, Radio-frequency cables – Part 2: Sectional specification for semi-rigid radio-frequency and coaxial cables with polytetrafluoroethylene (PTFE) insulation

IEC 61754-6:1997, Fibre optic connector interfaces - Part 6: Type MU connector family

IEEE Std 100-1996, The IEEE Standard Dictionary of Electrical and Electronics Terms

IEEE Std 1301.3-1992, IEEE Standard for Metric Practice for Microcomputers – Convection Cooled with 2.5 mm Connector (ANSI)

¹⁾ To be published.